Block Diagram - i2s:tb

VHDL Code

[GLOBAL DATA]
[clkgen, Clock generator]
[rstgen, Resset generator]
[CA_Random_Gen, cellular automata pseudo random generator]
[Gen, signal type conversions]
[i2s_dec, i2s decoder]

Timing Diagrams

Input timing

Output timing

Typical input